

## **Listing and Amendments to the Claims**

This listing of claims will replace all prior versions, and listings, of claims in the application:

1           1. (original) A television signal receiver, comprising:  
2           a first circuit board including a memory and control circuitry for controlling an  
3           operation of the receiver, the control circuitry controlling the operation of the receiver in  
4           response to operational data stored in the memory; and  
5           a second circuit board operably coupled to the first circuit board via IIC bus lines,  
6           the second circuit board including a controller, coupled to the IIC bus lines, for  
7           generating first control signals in accordance with a first signal format in a first  
8           operational state and second control signals in accordance with a second signal format  
9           in a second operational state,  
10          wherein the memory and the control circuitry are coupled to the IIC bus lines, and the  
11          controller transmits the first control signals to the memory to retrieve the operational  
12          data via the IIC bus lines without affecting the control circuitry in the first operational  
13          state, and transmits the second control signals to the control circuitry to control the  
14          control circuitry in response to the retrieved operational data via the control lines.

1           2. (original) The television signal receiver according to claim 1, wherein the first  
2           operational state corresponds to an OFF state of the receiver, and the second  
3           operational state corresponds to an ON state of the receiver.

1           3. (currently amended) The television signal receiver according to claim 1,  
2 wherein the first control signals correspond to IIC compliant signals and the second  
3 control signals are PWM signals.

1           4. (original) The television signal receiver according to claim 1, wherein the  
2 control circuitry is coupled to the IIC bus lines via bipolar transistors.

1           5. (currently amended) A signal processing apparatus, comprising:  
2 a first circuit board including first electronic circuitry, and second electronic  
3 circuitry for controlling at least one operation of the apparatus receiver; and  
4 a second circuit board operably coupled to the first circuit board via control lines,  
5 the second circuit board including a controller, coupled to the control lines, for  
6 generating first control signals in accordance with a first signal format in a first  
7 operational state and second control signals in accordance with a second signal format  
8 in a second operational state,  
9 wherein the first and second electronic circuitry are coupled to the control lines, and the  
10 controller transmits the first control signals to the first electronic circuitry to retrieve  
11 operational data via the control lines without affecting the second electronic circuitry in  
12 the first operational state, and transmits the second control signals to the second  
13 electronic circuitry to control the second electronic circuitry in response to the  
14 operational data via the control lines.

1           6. (original) The signal processing apparatus of claim 5, wherein the first  
2 electronic circuitry comprises a memory circuit having operational data stored therein  
3 for controlling the second electronic circuitry, the controller retrieving the operational  
4 data in the first operational state and controlling the second electronic circuitry in  
5 response to the operational data in the second operational state.

1           7. (original) The signal processing apparatus of claim 6, wherein the operation  
2 data comprises voltage data for controlling deflection circuitry, and the second  
3 electronic circuitry controls the deflection circuitry in response to the voltage data.

1           8. (original) The signal processing apparatus of claim 7, wherein the first  
2 operational state corresponds to the apparatus being in an OFF state and the controller  
3 and the first electronic circuitry is powered by a standby power supply, and the second  
4 operational state corresponds to the apparatus being in the ON state.

1           9. (original) The signal processing apparatus of claim 6, wherein the first control  
2 signals enable the controller to read data from the memory circuit.

1           10. (original) The signal processing apparatus of claim 9, wherein the second  
2 control signals enable the second electronic circuitry to control a deflection operation of  
3 the apparatus in response to data read from the memory circuit.

1           11. (original) The signal processing apparatus of claim 5, wherein the first control  
2 signals comply with the IIC standard and the second control signals comprise pulse  
3 width modulated signals.

1           12. (original) The signal processing apparatus of claim 5, wherein the control  
2 lines comprise an inter-integrated circuit bus.

1           13. (original) The signal processing apparatus of claim 5, wherein the second  
2 electronic circuitry is coupled to the control lines via bipolar transistors.

1           14. (original) A method of operating a television signal receiver, the method  
2 comprising steps of:

3           providing first and second circuit boards coupled via control lines, the first circuit  
4 board having a memory device and control circuitry included thereon and coupled to the

5 control lines, the second circuit board having a controller included thereon and coupled  
6 to the control lines;

7 transmitting via the control lines, first control signals in accordance with a first  
8 signal format from the controller on the second circuit board to the memory device on  
9 the first circuit board to retrieve operational data from the memory device, without  
10 affecting the control circuitry, when the receiver is in a first operational state; and

11 transmitting via the control lines, second control signals in accordance with a  
12 second signal format from the controller to the control circuitry on the first circuit board  
13 in response to the retrieved operational data when the receiver is in a second  
14 operational state.

1 15. (currently amended) The method of claim 14, wherein the first operational  
2 state corresponds to the receiver being in the OFF state wherein the controller and the  
3 memory device is supplied by a standby power supply, and the second operational  
4 state corresponds to the receiver being in an ON state.

1 16. (currently amended) The method of claim 15, wherein the first control signals  
2 enable the controller to read data from the memory device.

1 17. (currently amended) The method of claim 16, further comprising the step of  
2 controlling deflection circuitry via the control circuitry in response to data read from the  
3 memory device.

1 18. (original) The method of claim 14, wherein the first transmitting step  
2 comprises transmitting the first control signals in accordance with the IIC standard.

1 19. (original) The method of claim 14, wherein the second transmitting step  
2 comprises transmitting the second control signals as PWM signals.

1           20. (currently amended) The method of claim 14, wherein the providing step  
2   comprises providing the first circuit board having the control circuitry ~~circuit~~ coupled to  
3   the control lines via bipolar transistors.